[1]
A. A. Barkalov, L. A. Titarenko, and R. M. Babakov, “SYNTHESIS OF VHDL-MODEL OF A FINITE STATE MACHINE WITH DATAPATH OF TRANSITIONS ”, RIC, no. 4, p. 135, Jan. 2024.